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[571 ABSTRACT 
A received, suppressed carrier, quadraphase shift key 
modulated (QPSK) signal is demodulated with a phase 
locked loop including a variable frequency, coherent 
reference that drives first and second channels also 
responsive to the QPSK signal. The channels respec- 
tively derive first and second replicas of binary signals 
that modulated the suppressed carrier. The replicas are 
combined to derive a variable amplitude error signal for 
controlling the coherent reference frequency. The fre- 
quency of the coherent reference is dithered at a low 
rate so that there is derived a relatively low level track- 
ing error phase from the locked loop. The frequency of 
the coherent reference is swept when the phase of the 
error signal differs from the dithering phase by a prede- 
termined value that is appreciably less than 90". 
14 Claims, 1 Drawing Figure 
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ORIGIN OF THE INVENTION 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 U.S.C. 2459, and may be manufactured 
and used by or for the Government for governmental 10 
purposes without the payment of any royalties thereon 
or therefor. 
BACKGROUND OF THE INVENTION 
ing a suppressed carrier, quadraphase shift key (QPSK) 
modulated signal and more particularly, to a method 
and apparatus wherein the frequency of a coherent 
reference of a phase locked loop is dithered to derive an 
error signal that is compared with a source of the dith- 20 
ering frequency. 
A widely used technique to transmit signals indica- 
tive of the binary levels of a pair of data modulating 
channels is quadraphase shift key (QPSK) signalling, 
wherein a transmitted suppressed carrier wave is repre- 25 
sented as: 
The invention described herein was made in the per- 5 
The present invention relates generally to demodulat- 15 
q r )  = Vi55 [A sin ~ I J  + BCOS ~IJ]  (1) 
wherein P = the transmitted power, a,, = the fre- 
quency of the carrier in radians per second, 
A = the binary value of one modulating channel, and 
B = the binary value of the other modulating chan- 
nel. 
The values of A and B are associated with channels that 
are frequently referred to as the in-phase and quadra- 
phase channels; the values of A and B are selectively -I- 
1 for binary values of 1 and O, respectively. The wave- 
form given by Equation (1) is a suppressed carrier hav- 
ing one of four possible phase positions, and an ampli- 
tude of m. The four phases are displaced from each 
other by 90" and differ from axes for the in-phase and 
quadraphase channels by f45". It is well recognized 
that signalling as represented by Equation (1) provides 
an efficient technique for transmitting digital data, both 
in terms of bandwidth and transmitter power. The 
bandwidth requirements are less than for single ampli- 
tude, frequency shift key modulation. Further, lower 
levels of transmitted power enable a given bit error rate 
(BER) to be achieved. 
A problem with QPSK modulation is that it is diffi- 
cult to maintain phase accuracy at the transmitting 
modulator. Inaccuracies in the relative phases of the 
signals derived from the QPSK modulator cause devia- 
tions from the ideal Equation (1) relationship, resulting 
in performance degradation that results in both signal 
amplitude loss and cross talk between the in-phase and 
quadraphase channels. It can be shown that the polarity 
of the cross talk between the channels is dependent on 
the modulating input data and causes a weaker or stron- 
ger effective signal to be derived for a particular bit 
period interval. The net result of the cross talk increases 
the average system BER and usually causes the BER to 
be dependent on a single channel, as well as both chan- 
nels. 
A receiver responsive to a transmitted QPSK signal 
demodulates the received signal into two original digi- 
tal data signals, A and B. The demodulator generates a 











signal in a pair of quadraphase detection channels. Each 
channel includes a separate analog multiplier or mixer 
responsive to orthogonally phased components of the 
coherent reference and a replica of the received QPSK 
signal. The output signals of the mixers are applied to 
separate low pass filters, each having a band pass suffi- 
ciently high to enable the in-phase and quadraphase 
binary data to be derived as demodulated replicas of the 
transmitted in-phase and quadraphase data. The demod- 
ulated in-phase and quadraphase signals are typically 
combined to derive a control signal for a voltage con- 
trolled, variable frequency oscillator that derives the 
coherent reference source. The phase of the coherent 
reference, relative to the phase of the suppressed carrier 
QPSK signal supplied to the demodulator, must be very 
close to the original reference phase used in the modula- 
tor at the transmitter. 
Various circuits have been used to control the coher- 
ent reference. However, the two most popular circuits 
are known as the times fourhlivide by four loop and the 
data estimation loop. 
In the times four/divide by four loop, a replica of the 
received QPSK signal is frequency multiplied by four 
and mixed with the coherent reference that is also fre- 
quency multiplied by four. The mixer derives an output 
signal that is coupled through a low pass filter to con- 
trol the frequency of the coherent reference. By fre- 
quency multiplying the coherent reference by four in a 
feedback loop, there is effectively a frequency division 
by four of the input to the multiplier from the receiver. 
The divide by four circuit is usually a phase locked loop 
with a loop bandwidth of 0.1 % to 1 % of the rate of the 
quadraphase data modulating the suppressed carrier. 
The narrow band loop removes most noise jitter present 
on the input signal and provides a stable reference for 
the phase detector formed by the mixer and low pass 
filter. 
The major problem with the time four/divide by four 
loop is the inability of the loop to obtain adequate phase 
stability of the coherent reference. This problem be- 
comes more dflicult as the frequency supplied to the 
multiplier by the receiver increases. Also, at high data 
rates, the fourth harmonic of the frequency supplied to 
the multiplier can appear in the S or C band regions, 
which require difficult circuit designs. 
In the data estimation loop, a Costas loop is formed 
by supplying the output signals of the orthogonal chan- 
nel low pass filters to separate hard limiters. The output 
signals of the hard limiters are cross multiplied with the 
output signals of the low pass filters to derive estimates 
of the transmitted data. The estimates are compared to 
derive an error signal that is coupled to a loop filter, 
which in turn controls frequency of the coherent refer- 
ence. 
A major problem with the data estimation loop is that 
there is a possibility for the loop to lock onto relatively 
low spectral components that are removed in frequency 
from the suppressed carrier frequency of the received 
signal. Such relatively low amplitude spectral compo- 
nents are referred to as false lock components or points. 
The possibility of a false lock is aggravated because of 
data dependent noise introduced onto the signal by the 
modulator. 
Design equations for data estimation loops have been 
based on small signal, error free conditions and have 
not, in general, represented operation for a real system. 




following deficiencies: (1) the loop provides an error 
signal for the voltage controlled oscillator, but a signal 
to indicate lock status is not derived; (2) the design 
equations for the data estimation loop do not take into 
account the finite gain of the hard limiters; (3) the band- 
width limiting of the modulated signal is not considered; 
(4) transient behavior is not considered; and (5) gain and 
bias offsets are not considered. 
loop has locked onto a false lock point or if the loop is 
locked onto the suppressed carrier. 
The above and still further objects, features and ad- 
vantages of the present invention will become apparent 
5 upon consideration of the following detailed description 
of several specific embodiments thereof, especially 
when taken in conjunction with the accompanying 
drawing. 
SUMMARY OF THE INVENTION 
In accordance with the present invention, three fun- 
damental Dronerties of a second order data estimation. 
BRIEF DESCRIPTION OF THE DRAWING 
The FIGURE is a block diagram of a preferred em- 
bodiment of the invention. 
phase l o c l k  ioop are used to minimize the probability 
of a false lock point. These properties are: (1) the fre- 
quency tracking range of the loop is significantly re- 15 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
duced when th;: loop gain is reduced;-(2) the phase Reference is now made to the FIGURE wherein 
locked loop is less stable when the loop gain is reduced; there is illustrated a block diagram of a quadraphase 
and (3) when a phase locked loop is subjected to a fre- demodulator in accordance with a preferred embodi- 
quency offset, the loop has a tendency to become more ment of the invention. A received, suppressed carrier, 
unstable. If a false lock point occurs, most of these fac- 20 quadraphase modulated signal derived from an IF am- 
tors are present so that the loop instability is significant, plifier of a receiver is applied in parallel to a pair of 
resulting in greater sensitivity to phase displacement in orthogonal, phase detecting channels 11 and 12, respec- 
the loop error signal. tively referred to as in-phase (I) and quadrature (Q) 
These properties are utilized by employing a fre- channels. Channels 11 and 12 are driven by orthogo- 
quency dither signal and a frequency sweep signal in 25 nally phased coherent reference signals derived from 
combination to provide necessary perturbations to a voltage controlled oscillator 13, having an output that is 
coherent reference so that a phase locked loop breaks supplied to the channels by 3 db hybrid 14. 
lock from a false lock point but the loop tracks the The orthogonally phased output signals of hybrid 14 
desired, large amplitude, spectral component. The vari- are supplied to analog multipliers or mixers 15 and 16 
able frequency oscillator frequency is dithered so that 30 which are driven in parallel by the output of the IF 
the coherent reference is a frequency well within the ampwier. Multipliers 15 and 16 derive signals that are 
normal loop bandwidth, and a frequency tracking error respectively applied to low pass filters 17 and 18, having 
of approximately 2" is derived. The frequency sweep cutoff frequencies sufficiently high to enable the binary 
range of the sweep signal is selected such that maximum data contained in the orthogonal channels of the re- 
phase error of approximately 10" is derived for a static 35 ceived quadraphase signal to be derived as base band 
condition. The sweep rate of the sweep oscillator is signals at the outputs of the filters. Thereby, the output 
selected to provide approximately a 15" phase error. signals of low pass filters 17 and 18 represent the binary 
The phase locked loop loses lock in response to the levels of the two binary signals which originally modu- 
phase error exceeding -f- 30", a considerable deviation lated the suppressed carrier signal at a transmitter to 
from the four possible lock points for a data estimation 40 which the receiver including the demodulator of the 
loop, which are separated from each other by 90". It has invention is responsive. 
been found that the above conditions are met with a The output signals of filters 17 and 18 are combined 
worse case desired signal component and a maximum to derive an error signal having an amplitude that con- 
loop phase error of 17', well within the zk 30" loss of trols the frequency of oscillator 13. The apparatus for 
lock threshold. If the phase locked loop attempts to lock 45 deriving the error signal is known, and is basically a 
onto and track a false lock point that is less than the Costas loop. In particular, the output signals of filters 17 
desired signal, a dither tracking error has an increased and 18 are respectively hard limited in limiters 21 and 
amplitude, to cause an increased static error and an 22; the hard limited signals are cross multiplied in multi- 
increased sweep rate error. These factors combine to pliers 23 and 24 with the outputs of the filters. The 
cause the resultant phase locked loop phase error to 50 output signals of multipliers 23 and 24 are compared in 
exceed the -f- 30" loss of lock threshold. subtractor 25, which derives an output signal directly 
A further, important aspect of the invention is that an proportional to the difference between the output sig- 
indication of lock status is derived by phase comparing nals of multipliers 23 and 24. The output signal of differ- 
the phase locked loop phase error signal with a dither- ence circuit 25 is applied to a control input of voltage 
ing signal for the coherent reference. In response to a 55 controlled, variable frequency oscillator (VCO) 13, by 
phase error between the dither source and the phase loop filter 26 that is designed to establish a second order 
error being less than 30", it can be assumed that a true phase locked loop. The apparatus previously described 
lock point has been achieved and there is no need to in connection with FIG. 1 is well known. 
sweep the coherent reference frequency. However, if In accordance with the present invention, the fre- 
the phase error between the dither source and the phase 60 quency of oscillator 13 is dithered by oscillator 31 and is 
error voltage exceeds 30", a false lock point has been selectively, slowly swept by sweep oscillator 32 to pro- 
reached and the sweep source is activated. vide perturbations in the phase locked loop error signal 
It is, accordingly, an object of the present invention derived from circuit 25 necessary to break a lock from 
to provide a new and improved QPSK demodulator, a low amplitude spectral component in the output of the 
particularly adapted to prevent false lock points which 65 IF amplifier. If the desired suppressed carrier spectral 
can occur in response to noise from modulation errors. component is being tracked, sweep oscillator 32 is de- 
Another object of the invention is to provide a QPSK coupled from VCO 13, however, the VCO is continu- 




the normal loop bandwidth so that a tracking error tude spectral component that is removed from the sup- 
signal at the output of circuit 25 of approximately 2" is pressed carrier, a resultant error in excess of * 30" 
derived. If sweep oscillator 32 is connected in circuit, occurs at the output of summing amplifier 25 in re- 
the frequency of VCO 13 is swept by it over a fre- sponse to increased values for the dither tracking error, 
quency range such that the maximum phase error at the 5 the static error, and the sweep rate error. 
output of circuit 25 is approximately 10" for a static Lock detector 37 is designed to allow approximately 
condition. The sweep rate of oscillator 32 is selected to 4 of a sweep cycle of sweep oscillator 32 to be com- 
provide approximately a 15" phase error in the output pleted before switch 34 is open circuited and there is a 
signal of circuit 25. Sweep oscillator 32 is connected in disabling of the sweeping of oscillator 13 in response to 
circuit only if the phase error at the output of circuit 25 10 the output of sweep oscillator 32. The 4 sweep cycle is 
exceeds f 300, a 60" total deviation from each of the sufficient to cause the sweep rate error to build up close 
four desired lock points, which are separated from each to a maximum value. If the gain of the phase locked 
other by 90" and from the orthogonal coherent outputs loop is sufficient so that the loop tracks the suppressed 
of hybrid 14 by f 45". carrier, the error is less than 30". In contrast, if the loop 
To these ends, dither oscillator 31 is connected in the 15 gain is excessively low, as occurs with a false lock point, 
path between the output of circuit 25 and the control the 30" threshold that is detected by lock detector 37 is 
input of VCO 13 by a summing network 33 that is re- exceeded before the 4 sweep time is reached. 
sponsive to the dither oscillator output and the output It has been found that the low speed sweep of sweep 
of difference circuit 25. Dither oscillator 31 derives a oscillator 32 and the frequency variation caused by 
square wave having an amplitude which varies the 20 dither oscillator 31 eliminate false lock conditions be- 
frequency of VCO 13 by approximately 0.5% peak to cause false lock conditions are characterized by margin- 
peak. The approximately 0.5% peak to peak variation in ally stable lock points and are easily dislodged from this 
the frequency of VCO 13 caused by the output of dither undesirable condition by the perturbations of dither 
oscillator 31, results in an error signal from the output of oscillator 31 and sweep oscillator 32. 
circuit 35 of approximately 2". While there has been described and illustrated one 
Hence, if the IF signal applied to channels 11 and 12 specific embodiment of the invention, it will be clear 
has no noise whatsoever and the suppressed carrier is that variations in the details of the embodiment specifi- 
being tracked by VCO 13, the output of circuit 25 is a cally illustrated and described may be made without 
square wave having a frequency equal to the dither departing from the true spirit and scope of the invention 
frequency and an amplitude corresponding to approxi- 30 as defined in the appended claims. 
mately 2" phase error. Of course, the frequency of oscil- What is claimed is: 
lator 31 is selected so that it is appreciably lower than 1. A phase locked loop for demodulating a suppressed 
the cutoff frequency of loop filter 26, which can be carrier QPSK modulated input signal that is subject to 
selected, in one preferred embodiment to be any one of noise to cause phase shift of phase indications for first 
3 kHz, 10 kHz or 30 kHz. In this case, the dither fie- 35 and second binary modulation channels, comprising a 
quency was chosen to be 500 Hz. coherent reference source, means responsive to the 
Slow sweep oscillator 32 is selectively connected in coherent source and input signal for deriving first and 
the feedback loop between the output of difference second replicas of the binary information in the first and 
circuit 25 and the control input of VCO 13 by switch 34 second channels, means for combining said replicas to 
that connects the sweep oscillator output to one input of 40 derive a variable amplitude error signal, a dither oscilla- 
summing network 35, having a second input responsive tor, means for controlling the frequency of said coher- 
to the output of summing network 33. Summing net- ent source in response to the error signal and an output 
work 35 derives an output signal that is coupled to loop of the dither oscillator, and means for comparing the 
filter 26, which drives the control input of the VCO. In error signal with the dither oscillator output to provide 
one preferred embodiment, sweep oscillator 32 operates 45 an indication of phase lock between the suppressed 
at approximately 0.01% of the phase locked loop band- carrier and the coherent reference. 
width and covers a frequency uncertainty range of -I- 2. The phase locked loop of claim 1 further including 
300 kHz, for an IF carrier frequency of 110 mHz. a sweep oscillator, and means for selectively controlling 
Switch 34 is activated to the closed state, to connect the frequency of the coherent source by the sweep 
the output of sweep oscillator 32 in circuit to control 50 oscillator in response to the phase lock indication. 
the frequency of VCO 13 when the error signal derived 3. The phase locked loop of claim 2 wherein said 
from circuit 25 has a phase that differs from the phase of sweep oscillator has a sweep rate that varies the fre- 
dither oscillator 31 by a predetermined amount which is quency of the coherent source slowly compared to the 
appreciably less than 900, and is typically approximately rate at which the coherent source responds to the dither 
-I- 30". To this end, the output signals of dither oscilla- 55 oscillator output and the error signal. 
tor 31 and circuit 25 are phase compared in correlator 4. The phase locked loop of claim 2 wherein the 
36. Correlator 36 derives a DC output signal having a comparing means includes means for indicating-an ap- 
value proportional to the cosine of the phase difference proximately in-phase relationship between the dither 
between the output signals of circuit 25 and dither oscil- oscillator and the error signal. 
lator 31. In response to the output signal of correlator 36 60 5. The phase locked loop of claim 1 wherein the 
being less than a predetermined value, associated with comparing means includes means for indicating an ap- 
the cosine of f 300, lock detector 37 is energized to proximately in-phase relationship between the dither 
close switch 34 and connect oscillator 32 in circuit with oscillator and the error signal. 
VCO 13. In response to the opposite situation, lock 6. The phase locked loop of claim 1 wherein the 
detector 37 derives a binary one level which is supplied 65 means for combining includes means for limiting the 
to a suitable lock indicator, such as a lamp. amplitude of said frrst and second replicas to drive first 
When the phase locked loop of FIG. 1 attempts to and second limited signals, means for cross multiplying 




limited signals to derive a pair of product signals, and tracking phase errors of relatively low amplitude that 
means for combining the product signals to derive the can be tracked while the loop is locked, and sweeping 
error signal. the frequency of the coherent source in response to the 
7. The phase locked loop of claim 6 further including phase of the error signal differing from the phase of the 
a sweep OSCdlatOr, and means for SelectivdY c o n t r o l b  5 dithering for the coherent source by a predetermined 
the frequency of the Coherent source by the sweep amount that is appreciably less than W, the coherent 
oscillator in response to the phase lock indication. source frequency being swept at a rate that causes a *- The Phase hcked loop of Claim 7 Wherein Said phase error that is appreciably less than the predeter- 
sweep oscillator has a sweep rate that varies the fre- -ed amount. 
quency of the coherent source slowly compared to the 10 
rate at which the coherent source responds to the dither phase errors are approximately 20, the 
oscillator output and the error signal. amount being approximately 30", the sweep rate causing 
9. The phase locked loop of claim 7 wherein the a phase error of approximately 150. 
QPsK modulated input that is 
subject to noise to cause phase shift of phase indications 
for first and second binary modulation channels, com- 
prising a coherent reference source, means responsive 
and second replicas of the binary information in the first 
and second channels, means for combining said replicas 
to derive a variable amplitude error Si@d a dither 
OSCfilatOr, means for controlling the frequency of said 
and an 
Output Of the dither oscillator, a sweep oscdlator, and 
~ ~ a n s  for comecth3 the sweep Oscillator as frequency 
control input for the COherent Source in response to a 
comparison of the error signal and the dither oscillator 
14. The method of claim 13 wherein the means for 
connecting includes means for determining the presence 
of an approximately in-phase relationship between the 
dither oscillator and the error signal. 
12. me method of 11 wherein the 
means means for indicating an aP- 13. A phase locked loop for demodulating a sup- proximately in-phase relationship between the dither 15 pressed 
oscillator and the error signal. 
wherein the 
means for deriving the replicas includes first and second 
phase detectors separately responsive to orthogonal 
dewtors being simultaneously responsive to the input 
signal. 
21. A method of demodulating a suppressed c-er 
QpsK modulated input signal with a phase locked loop, 
said signal being subject to noise to cause phase shift of 25 coherent m ~ C e  in response to the error 
phase indications for first and second binary modulation 
channels, said loop including: a coherent reference 
source, means responsive to the coherent source and the 
input signal for deriving first and second replicas of the 
binary information in the first and second channels, 30 output. 
means for combining said replicas to derive a variable 
amplitude error signal, means for controlling the fre- 
quency of said coherent source in response to the error 
signal; comprising the steps of: dithering the frequency 
lo' The phase locked loop Of 
replicas ofthe variable frequency osc~ator,  both of said 20 to the coherent and signal for deriving first 
of the coherent source at a rate low enough to provide 35 * * * * *  
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